PATENT ABSTRACTS OF JAPAN

(11)Publication number:

11-074410

(43)Date of publication of application: 16.03.1999

(51)Int.CI.

H01L 23/12 H01L 31/02

H01L 33/00

(21)Application number: 09-245927

(22)Date of filing:

09-245927 28.08.1997 (71)Applicant :

CITIZEN ELECTRON CO LTD

(72)Inventor:


ISHII HIROHIKO

(54) SURFACE MOUNT CHIPS AND THEIR MANUFACTURE

(57)Abstract:

PROBLEM TO BE SOLVED: To obtain a highly reliable surface mount chip which can be reduced in size and thickness, by filling up through holes with a conductive member.

SOLUTION: A chip 100 is constituted of a substrate 102 made of a glass epoxy material, etc., and a sealing resin 101 molded on the upper surface of the substrate 102. Upper-surface electrodes 111a and 112a and lower-surface electrodes 111b and 112b are provided on the substrate 102, and the electrodes 111a and 112a are respectively connected to the electrodes 111b and 112n through through holes 111e and 112e. The holes 111e and 112e are respectively filled up with fillers 111f and 112f by screen-printing a conductive material such as the conductive adhesive, solder, etc. Since the sizes of the sealing resin 101 and the substrate 102 can be made equal to each other, a very small surface mount chip can be obtained. In addition, the flow of the sealing resin in the through holes 111e and 112e can be prevented completely, because the holes 111e and 112e are filled up with the conductive material.



LEGAL STATUS

[Date of request for examination]

30.04.2004

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The surface mount mold chip characterized by to fill up with and constitute said through hole from a conductive member in the surface mount mold chip which arranged an electronic device on said top-face electrode of set substrates, such as a paper phenol or glass epoxy material which prepared two or more vertical side electrodes which have a through hole, connected this electronic device to said top-face electrode and the approaching electrode by wirebonding etc., carried out the mold of said electronic device by closure resin on said set substrate, and was constituted by carrying out cutting division.

[Claim 2] Said conductive member is electroconductive glue, anisotropy electric conduction adhesives, an anisotropy electric conduction sheet, solder, and a surface mount mold chip according to claim 1 characterized by any in a silver paste, or being one. [Claim 3] The surface mount mold chip according to claim 1 characterized by carrying out the mold of the top-face electrode surface side connected with said through hole filled up with said conductive member by said closure resin.

[Claim 4] The surface mount mold chip according to claim 1 with which said through hole is characterized by being formed in the substrate end face of said surface mount mold chip.

[Claim 5] The surface mount mold chip according to claim 4 characterized by forming said through hole in the end side of a substrate more than a piece at least.

[Claim 6] An electronic device is arranged in said top-face electrode of set substrates, such as a paper phenol or glass epoxy material which prepared two or more vertical side electrodes which have a through hole. In the manufacture approach of the surface mount mold chip which connected this electronic device to said top-face electrode and the approaching electrode by wirebonding etc., carried out the mold of said electronic device by closure resin on said set substrate, and was constituted by carrying out cutting division The process which prepares two or more vertical side electrodes which have a through hole on said set substrate at a column row, The process which fills up said through hole with a conductive member, and the process which arranges said electronic device in said electrode, The process which connects said electronic device to the approaching electrode by wirebonding etc., The process which carries out the mold of said electronic device by closure resin on said set substrate, and the process which cuts the through hole train prepared in said column row in said substrate thickness direction with said closure resin by which mold was carried out, The manufacture approach of the surface mount mold chip characterized by for the process which cuts [direction / said / cutting] the periphery section of said vertical side electrode train in the thickness direction of said set substrate with closure resin in the direction of a right angle mostly dividing, and forming as a chip.

[Claim 7] The manufacture approach of the surface mount mold chip according to claim 6 characterized by carrying out the mold of the top-face electrode surface side connected with said through hole filled up with said conductive member by said closure resin.

[Claim 8] The manufacture approach of a surface mount mold chip according to claim 6 that said through hole is characterized by being formed in the substrate end face of said surface mount mold chip.

[Claim 9] The manufacture approach of the surface mount mold chip according to claim 8 characterized by forming said through hole in the end side of a substrate more than a piece at least.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the electronic parts which carried out the resin mold of the electronic device. Furthermore, it is related with the configuration and the manufacture approach of the surface mount mold chip suitable for the surface mount of a printed circuit board in detail.

[0002]

[Description of the Prior Art] An electronic device is arranged in the top face of a substrate, and the electronic parts which carried out the mold of the top-face side of a substrate by closure resin including the electronic device are known well. Moreover, according to the miniaturization thin form-ized inclination of electronic equipment, the printed circuit board is asked for the electronic parts in which a surface mount is possible, i.e., a surface mount mold chip, and still much more miniaturization thin form-ization is expected. The surface mount mold chip (following chip) has a form near a rectangular parallelepiped block, and an electrode terminal is in the side face near the base or base, it is arranged by the circuit pattern on a printed circuit board, and has the composition that the electrode terminal which touched the circuit pattern is easily connectable with electroconductive glue, in many cases. Below, the configuration and the manufacture approach of a chip of the conventional example are explained.

[0003] <u>Drawing 12</u> is the perspective view of the chip of the conventional example (1). <u>Drawing 13</u> is the perspective view of the chip of the conventional example (2). Drawing 14 (a), (b) - <u>drawing 17</u> (a), and (b) are the explanatory views of the main production processes 1-4 of the conventional example (1), it is the perspective view of a set substrate and this drawing (b) is [this drawing (a)] the fragmentary sectional view ****. <u>Drawing 18</u> (a), (b) - <u>drawing 21</u> (a), and (b) are the explanatory views of the main production processes 1-4 of the conventional example (2), it is the perspective view of a set substrate and this drawing (b) is [this drawing (a)] the fragmentary sectional view ****. <u>Drawing 22</u> - <u>drawing 24</u> are the through hole section detail explanatory views of the set substrate cross section of the conventional example.

[0004] In drawing 12, a chip 200 is constituted from closure resin 201 by which mold was carried out by the top face of the substrates 202, such as paper phenol material and glass epoxy material, and a substrate 202. The top-face electrodes 211a and 212a and the inferior-surface-of-tongue electrodes 211b and 212b with which copper foil was formed by etching etc. are prepared in a substrate 202, and the top-face electrodes 211a and 212a and the inferior-surface-of-tongue electrodes 211b and 212b are through hole 211e, respectively. 212e connects. And said through holes 211e and 212e are on the through hole train cut line which put in a row the through hole mentioned later, it is mostly cut in the thickness direction of a substrate 202 along the core, and the cross section is mostly formed in the hemicycle. For example, electronic device 211c which consists of luminescence or a photo detector is arranged in top-face electrode 211a by die bonding etc., and the pad of electronic device 211c is connected to top-face electrode 212a which approaches by bonding wire 211d. ** and closure resin 201 are detached and formed from through holes 211e and 212e, in order to avoid that avoiding and the resin which flowed in carry out cure postcure of resin flowing into through holes 211e and 212e at the time of mold, cover the front face of the inferior-surface-of-tongue electrodes 211b and 212b, and defective continuity arises between printed circuit boards. Therefore, the substrate 202 needed to be made larger than the magnitude of closure resin 201, and made the miniaturization of a chip difficult.

[0005] If a chip 250 avoids duplication and only difference with <u>drawing 12</u> is explained in <u>drawing 13</u>, the slot through hole sides 281a and 282a formed from the slot through hole mentioned later will be established in the both ends of a substrate 252. The arrangement relation between the top-face electrodes 251a and 252a, the inferior-surface-of-tongue electrodes 251b and 252b, and the slot through hole sides 281a and 282a is the same as that of <u>drawing 12</u>. In order, as for closure resin 251, to avoid that resin flows in the through hole sides 281a and 282a at the time of mold like <u>drawing 12</u> also in this case, it is detached and prepared from the through hole sides 281a and 282a. Therefore, the substrate 252 needed to be made larger than the magnitude of closure resin 251, and made the miniaturization of a chip difficult similarly.

[0006] Next, the manufacture approach of the conventional example (1) is explained. In the process 1 of drawing 14 (a) and this drawing (b), the through hole of the set substrate 205 is arranged on the constant spacing ****** through hole train cut lines Y1 and Y2 decided on a design, and —YN. Similarly, said vertical side electrode is arranged in the constant spacing ****** chip cut lines X1 and X2 decided on a design, and —XN. It connects by through holes 211e, 212e, and 213e and —, and the top-face electrodes 211a and 212a, 213a— and they, the inferior-surface-of-tongue electrodes 211b, 212b, and 213b that correspond, respectively, and — (drawing abbreviation) are arranged by the column in X1 and X2 line. A vertical side electrode train is arranged by the set substrate 205 like the following.

[0007] In the process 2 of drawing 15 (a) and this drawing (b), electronic devices 211c and 212c and — are arranged in the top-face electrodes 211a and 212a and — by die bonding etc., respectively, and a pad is connected to approaching top-face electrode 213a of electronic devices 211c and 212c and —, and — by wirebonding etc. with Wires 211d and 212d.

[0008] In the process 3 of drawing 16 (a) and this drawing (b), adhesion loading is carried out so that the metal mold 203 which has window frames 203a, 203b, and 203c and — on the top face of the set substrate 205 may cover said through hole train.
[0009] In the process 4 of drawing 17 (a) and this drawing (b), the cure of the set closure resin (for example, epoxy system resin) 204a, 204b, and 204c is filled up with and carried out into metal mold 203. After cure hardening, if metal mold 203 is removed and dicing, a

slicing machine, etc. cut the set substrate 205 in the thickness direction according to the through hole train cut lines Y1 and Y2, —YN and the chip cut lines X1 and X2, —XN, the chip 200 of <u>drawing 1212</u> can be obtained.

[0010] Next, duplication for the conventional example (1) is avoided and the production process which shows the conventional example (2) is explained. In the process 1 of <u>drawing 18</u> (a) and this drawing (b), the slot through holes 281 and 282 of the set substrate 255 and — are arranged at constant spacing detached building ****** decided on a design. Similarly, the top-face electrodes 261a and 262a and — are arranged in the constant spacing ****** chip cut lines X1 and X2 decided on a design, and —XN, it connects by the slot through holes 281 and 282 and —, and said top-face electrode and inferior-surface-of-tongue electrode 261b, and 262b— are arranged by the column in X1 and X2 line. A vertical side electrode train is arranged by the set substrate 255 like the following.

[0011] In the process 2 of <u>drawing 19</u> (a) and this drawing (b), electronic device 261c and 262c— is arranged in the top-face electrodes 261a and 263a and — by die bonding etc., respectively, and a pad is connected to approaching top-face electrode 262a of electronic devices 261c and 262c and —, and — by wirebonding etc. with Wires 261d and 262d.

[0012] In the process 3 of drawing 20 (a) and this drawing (b), adhesion loading is carried out so that the metal mold 253 which has window frames 253a and 253b and — on the top face of the set substrate 255 may cover the slot through holes 281 and 282. [0013] In the process 4 of drawing 21 (a) and this drawing (b), the cure of the set closure resin (for example, epoxy system resin) 254a and 254b is filled up with and carried out into metal mold 253. If metal mold 253 is removed after cure hardening and dicing, a slicing machine, etc. cut the set substrate 255 in the thickness direction according to the chip cut lines X1 and X2 and —XN, the slot through holes 281 and 282 can form the slot through hole sides 281a and 282a of a chip, and can obtain the chip 250 of drawing 13. [0014] Drawing 22 shows the through hole section detail explanatory view of the cross section of the set substrate 205 of the conventional example (1), and since metal mold 203 has closed through holes 211e and 212e and —, closure resin 204a and 204b and the influx of — are not produced. Since the same is said of the slot through hole of the set substrate 255 of the conventional example (2), explanation is omitted.

[0015] <u>Drawing 23</u> is another conventional example, and since the through hole 291 is closed by the resist 290, the influx of closure resin 293 is not produced.

[0016] <u>Drawing 24</u> is another conventional example further, and since the through hole 291 is closed by the same copper foil as an electrode, and the plating material 294, the influx of closure resin 293 is not produced.

[0017]

[Problem(s) to be Solved by the Invention] However, there were the following problems in the conventional chip. As the conventional example (1) shows to <u>drawing 12</u>, closure resin 201 is through hole 211e. In order to avoid flowing into 212e at the time of mold, or in order to avoid that the resin which flowed in carries out cure postcure, and the defective continuity between an inferior-surface-of-tongue electrode and a printed circuit board arises, it is necessary to separate through holes 211e and 212e from closure resin 201. Consequently, the substrate 202 is greatly formed from the magnitude of closure resin 201. For this reason, difficult [the miniaturization of a chip], only the part with a large substrate required the cost of materials, and cost/performance has not been improved.

[0018] Moreover, also in the conventional example (2), the slot through holes 281 and 282 need to separate from closure resin 251 for the same reason as the case of the above-mentioned conventional example (1). Consequently, the substrate 252 is greatly formed from the magnitude of closure resin 251. Although the through hole became a slot and the production process was simplified a little, like the above-mentioned conventional example (1) as a technical problem, difficult [the miniaturization of a chip], only the part with a large substrate required the cost of materials, and cost/performance has not been improved.

[0019] Moreover, in the fragmentary sectional view of the through hole section showing another conventional example, and <u>drawing 23</u>, since there was a lid of a resist 290, although an influx to the through hole 291 of closure resin 293 was not produced, the air bubbles 292 produced in the inferior-surface-of-tongue part of a resist 290 could not fall out, and a top-face electrode and an inferior-surface-of-tongue electrode could not be connected by plating, but there was a problem that defective continuity occurred.
[0020] moreover, in the fragmentary sectional view of the through hole section showing another conventional example, and <u>drawing 24</u> Since there is a lid of the same copper foil as an electrode or the plating material 294, although an influx to the through hole 291 of closure resin 293 is not produced The air bubbles 292 produced in the inferior-surface-of-tongue parts of the same copper foil as an electrode or the plating material 294 did not fall out, but like the above-mentioned conventional example, a top-face electrode and an inferior-surface-of-tongue electrode could not be connected by plating, but there was a problem that defective continuity occurred.
[0021] The purpose of this invention removes the above-mentioned fault, and the formation of a small thin form is possible for it, and it proposes a reliable surface mount mold chip and its manufacture approach.
[0022]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, the surface mount mold chip in this invention arranges an electronic device on said top-face electrode of set substrates, such as a paper phenol or glass epoxy material which prepared two or more vertical side electrodes which have a through hole. In the surface mount mold chip which connected this electronic device to said top-face electrode and the approaching electrode by wirebonding etc., carried out the mold of said electronic device by closure resin on said set substrate, and was constituted by carrying out cutting division It is characterized by filling up with and constituting said through hole from a conductive member.

[0023] Moreover, it is characterized by said conductive member being any in electroconductive glue, anisotropy adhesives, an anisotropy electric conduction sheet, solder, and a silver paste, or one.

[0024] Moreover, it is characterized by carrying out the mold of the top-face electrode surface side connected with said through hole filled up with said conductive member by said closure resin.

[0025] Moreover, said through hole is characterized by being formed in the substrate end face of said surface mount mold chip.

[0026] Moreover, it is characterized by forming said through hole in the end side of a substrate more than a piece at least.

[0027] Moreover, the manufacture approach of the surface mount mold chip in this invention arranges an electronic device in said top-face electrode of set substrates, such as a paper phenol or glass epoxy material which prepared two or more vertical side electrodes which have a through hole. In the manufacture approach of the surface mount mold chip which connected this electronic device to said top-face electrode and the approaching electrode by wirebonding etc., carried out the mold of said electronic device by closure resin on said set substrate, and was constituted by carrying out cutting division The process which prepares two or more vertical side electrodes which have a through hole on said set substrate at a column row, The process which fills up said through hole with a

conductive member, and the process which arranges said electronic device in said electrode. The process which connects said electronic device to the approaching electrode by wirebonding etc., The process which carries out the mold of said electronic device by closure resin on said set substrate, and the process which cuts the through hole train prepared in said column row in said substrate thickness direction with said closure resin by which mold was carried out, It is characterized by for the process which cuts [direction / said / cutting] the periphery section of said vertical side electrode train in the thickness direction of said set substrate with closure resin in the direction of a right angle mostly dividing, and forming as a chip.

[0028] Moreover, the manufacture approach of this invention is characterized by carrying out the mold of the top-face electrode surface side connected with said through hole filled up with said conductive member by said closure resin.

[0029] Moreover, the manufacture approach of this invention is characterized by forming said through hole in the substrate end face of said surface mount mold chip.

[0030] Furthermore, the manufacture approach of this invention is characterized by forming said through hole in the end side of a substrate more than a piece at least.

[0031]

[Embodiment of the Invention] Below, the gestalt of operation of this invention is explained based on a drawing. <u>Drawing 1</u> is the perspective view of the chip of this invention. <u>Drawing 2</u> is the perspective view of other chips by this invention. <u>Drawing 3</u> (a), (b) – <u>drawing 6</u> (a), and (b) are the explanatory views of the main production processes 1–4 of the chip of this invention, this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the sectional view. <u>Drawing 7</u> (a), (b) – <u>drawing 10</u> (a), and (b) are the explanatory views of the main production processes 1–4 of other chips by this invention, this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the sectional view. <u>Drawing 11</u> is the through hole section detail explanatory view of a set substrate cross section showing this invention.

[0032] In drawing 1, the chip 100 of this invention is constituted from closure resin 101 by which mold was carried out by the top face of the substrates 102, such as glass epoxy material, and a substrate 102. The top-face electrodes 111a and 112a and the inferior—surface-of-tongue electrodes 111b and 112b with which copper foil was formed by etching etc. are prepared in a substrate 102, and the top-face electrodes 111a and 112a and the inferior—surface-of-tongue electrodes 111b and 112b are connected by through holes 111e and 112e, respectively. And through holes 111e and 112e are on the through hole train cut line mentioned later, it is mostly cut in the thickness direction of a substrate 102 along a core, and the cross section is mostly formed in the hemicycle. For example, electronic device 111c which consists of luminescence or a photo detector is arranged in top-face electrode 111a by die bonding, and the pad of electronic device 111c is connected to top-face electrode 112a which approaches by bonding wire 111d. Moreover, through holes 111e and 112e are filled up with conductive members, such as electroconductive glue or solder, by screen-stencil etc. as fillers 111f and 112f. In addition, as a conductive member, it can choose out of the inside of anisotropy electric conduction adhesives, an anisotropy electric conduction sheet, a silver paste, etc. suitably besides the aforementioned object.

[0033] In <u>drawing 2</u>, if the chip 150 of this invention avoids duplication and only difference with <u>drawing 1</u> is explained, the slot through hole sides 181a and 182a mentioned later will be established in the both ends of a substrate 152. The arrangement relation between the top-face electrodes 161a and 162a, the inferior-surface-of-tongue electrodes 161b and 162b, and the slot through hole sides 181a and 182a is the same as that of <u>drawing 1</u>. In addition, screen-stencil etc. is filled up with conductive members, such as electric conduction adhesives or solder, as fillers 183a and 184a the slot through hole sides 181a and 182a.

[0034] Next, the manufacture approach of the chip 100 of this invention is explained. In the process 1 of drawing 3 (a) and this drawing (b), the through hole of the set substrate 105 is arranged on the constant spacing ***** through hole train cut lines Y1 and Y2 decided on a design, and —YN. Similarly, said vertical side electrode is arranged in the constant spacing ***** chip cut lines X1 and X2 decided on a design, and —XN. It connects by through holes 111e and 112e and —, and the top-face electrodes 111a, 112a, and 113a, — and they, the inferior-surface-of-tongue electrodes 111b, 112b, and 113b that correspond, respectively, and — (drawing abbreviation) are arranged by the column in X1, X2, —XN line. A vertical side electrode train is arranged by the set substrate 105 like the following.

[0035] In the process 2 of drawing 4 (a) and this drawing (b), the through holes 111e and 112e of the set substrate 105 and — are filled up with conductive members, such as electroconductive glue or solder, by screen-stencil etc. as fillers 111f and 112f. Next, electronic devices 111c and 112c and — are arranged in the top-face electrodes 111a and 112a and — by die bonding etc., respectively, and a pad is connected to approaching top-face electrode 113a of electronic devices 111c and 112c and —, and — by wirebonding etc. with Wires 111d and 112d.

[0036] In the process 3 of drawing 5 (a) and this drawing (b), adhesion loading of the metal mold 103 which has aperture 103a in the rim of the top face of the set substrate 105 is carried out.

[0037] In the process 4 of drawing 6 (a) and this drawing (b), it fills up with set closure resin (for example, epoxy system resin) 104 in aperture 103a of metal mold 103, and a cure is carried out. After cure hardening, if metal mold 103 is removed and dicing, a slicing machine, etc. cut set closure resin 104 and the set substrate 105 in the thickness direction according to the through hole train cut lines Y1 and Y2, —YN and the chip cut lines X1 and X2, —XN, the chip 100 of drawing 1 can be obtained.

[0038] Next, duplication in drawing 1 is avoided and the production process of other chips 150 by this invention is explained. In the process 1 of drawing 7 (a) and this drawing (b), the slot through holes 181 and 182 of the set substrate 155 and — are arranged on the constant spacing ****** through hole train cut lines Y1 and Y2 decided on a design, and —YN. Similarly, the top-face electrodes 161a and 162a and — are arranged in the constant spacing ****** chip cut lines X1 and X2 decided on a design, and —XN. It connects by the slot through holes 181 and 182 and —, and said top-face electrode and inferior-surface-of-tongue electrodes 161b and 162b, and — are arranged by the column in X1, X2, —XN line. A vertical side electrode train is arranged by the set substrate 155 like the following.

[0039] In the process 2 of <u>drawing 8</u> (a) and this drawing (b), electronic devices 161c and 162c and — are arranged in the top-face electrodes 161a and 163a and — by die bonding etc., respectively, and a pad is connected to approaching top-face electrode 162a of electronic devices 161c and 162c and —, and — by wirebonding etc. with Wires 161d and 162d.

[0040] In the process 3 of drawing 9 (a) and this drawing (b), adhesion loading of the metal mold 153 which has aperture 153a in the top-face rim of the set substrate 155 is carried out.

[0041] In the process 4 of <u>drawing 10</u> (a) and this drawing (b), it fills up with set closure resin (for example, epoxy system resin) 154 in aperture 153a of metal mold 153, and a cure is carried out. After cure hardening, if metal mold 153 is removed and dicing, a slicing

machine, etc. cut set closure resin 154 and the set substrate 155 in the thickness direction according to the through hole train cut lines Y1 and Y2, —YN and the chip cut lines X1 and X2, —XN, the slot through holes 181 and 182 can form the slot through hole sides 181a and 182a of a chip, and can obtain the chip 150 of drawing 2.

[0042] <u>Drawing 11</u> shows the fragmentary sectional view of the through hole section of the set substrate 105 of this invention, and through holes 111e and 112e and — are filled up with Fillers 111f and 112f and —. Moreover, the same is said of the fragmentary sectional view of the through hole section of other set substrates 155 by this invention, and the slot through holes 181 and 182 and — are filled up with Fillers 183a and 184a and —.

[0043] Moreover, by explanation of the gestalt of operation of this invention, it is at the end of a substrate. Although only one through hole and the vertical side electrode, and the chip that has one electronic device have been explained, you may be the chip which is not limited to this and has two or more through holes, and a vertical side electrode and two or more electronic devices at the end of a substrate.

[0044]

[Effect of the Invention] According to the configuration of this invention, since magnitude of closure resin and a substrate can be made the same, a micro surface mount mold chip can be obtained.

[0045] Since ** and a through hole are filled up with conductive members, such as electroconductive glue and solder, an influx to the through hole of closure resin can be prevented completely. Since a through hole is cut after ** and resin shaping, electrodes, such as flat solder, are formed in an end face. Therefore, defective continuity with a printed circuit board is not produced, either, but while connection becomes more certain, the solder fixed force also increases, and a very reliable surface mount mold chip can be obtained. [0046] Furthermore, according to the manufacture approach of this invention, since set batch processing in several 100 pieces - 1000 number unit in a set substrate is possible and the chip of many surface mount molds can be manufactured from a set substrate, rational production can be realized, the large cost cut of a product is attained, and economical efficiency is very high.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

- [Drawing 1] Drawing 1 is the perspective view of the surface mount mold chip of this invention.
- [Drawing 2] It is the perspective view of other surface mount mold chips by this invention.
- [Drawing 3] (a) and (b) are the explanatory views of the main production processes 1 of the surface mount mold chip of this invention, this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 4] (a) and (b) are the explanatory views of the main production processes 2 of the surface mount mold chip of this invention, this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 5] (a) and (b) are the explanatory views of the main production processes 3 of the surface mount mold chip of this invention,
- this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.

 [Drawing 6] (a) and (b) are the explanatory views of the main production processes 4 of the surface mount mold chip of this invention,
- this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 7] (a) and (b) are the explanatory views of the main production processes 1 of other surface mount mold chips of this invention, and are this drawing. (a) is the perspective view of a set substrate and this drawing (b) is the fragmentary sectional view. [Drawing 8] (a) and (b) are the explanatory views of the main production processes 2 of other surface mount mold chips of this
- invention, this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.

 [Drawing 9] (a) and (b) are the explanatory views of the main production processes 3 of other surface mount mold chips of this
- invention, this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.

 [Drawing 10] (a) and (b) are the explanatory views of the main production processes 4 of other surface mount mold chips of this invention, this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 11] It is the fragmentary sectional view of the through hole section of the set substrate of this invention.
- [Drawing 12] It is the perspective view of the surface mount mold chip of the conventional example (1).
- [Drawing 13] It is the perspective view of the surface mount mold chip of the conventional example (2).
- [Drawing 14] (a) and (b) are the explanatory views of the main production processes 1 of the surface mount mold chip of the conventional example (1), this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 15] (a) and (b) are the explanatory views of the main production processes 2 of the surface mount mold chip of the conventional example (1), this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 16] (a) and (b) are the explanatory views of the main production processes 3 of the surface mount mold chip of the conventional example (1), this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 17] (a) and (b) are the explanatory views of the main production processes 4 of the surface mount mold chip of the conventional example (1), this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 18] (a) and (b) are the explanatory views of the main production processes 1 of the surface mount mold chip of the conventional example (2), this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 19] (a) and (b) are the explanatory views of the main production processes 2 of the surface mount mold chip of the conventional example (2), this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 20] (a) and (b) are the explanatory views of the main production processes 3 of the surface mount mold chip of the conventional example (2), this drawing (a) is a perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 21] (a) and (b) are the explanatory views of the main production processes 4 of the surface mount mold chip of the conventional example (2), ** (a) is the perspective view of a set substrate, and this drawing (b) is the fragmentary sectional view.
- [Drawing 22] It is the through hole section detail explanatory view of the set substrate cross section of the conventional example (1).
- [Drawing 23] It is the through hole section detail explanatory view of the set substrate cross section of other conventional examples.

 [Drawing 24] Furthermore, it is the through hole section detail explanatory view of the set substrate cross section of other.
- [Drawing 24] Furthermore, it is the through hole section detail explanatory view of the set substrate cross section of other conventional examples.

[Description of Notations]

- 100 150 Surface mount mold chip
- 101 151 Closure resin
- 104 154 Set closure resin
- 102 152 Substrate
- 111a, 112a, 161a, 162a Top-face electrode

JP,11-074410,A [DESCRIPTION OF DRAWINGS]

111b, 112b, 161b, 162b Inferior-surface-of-tongue electrode

111c, 112c, 161c 162c Electronic device

111d, 112d, 161d, 162d Wire

111e, 112e Through hole

181 182 Slot through hole

181a, 182a Slot through hole side

111f, 112f, 183a, 184a Filler

105-155 Set substrate

103,153 Metal mold

X1, X2, --XN Through hole train cut line

Y1, Y2, --YN Chip cut line

[Translation done.]

.

http://www4.ipdl.ncipi.go.jp/cgi-bin/tran_web_cgi_ejje

(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開番号

特開平11-74410

(43)公開日 平成11年(1999)3月16日


(51) Int.Cl. ⁶	識別記号	F I	
H01L 23/1	2	H01L 23/1	12 N
31/0	22	33/0	00 N
33/0	00	23/1	12 L
		31/0	02 B
		審査請求	未請求 請求項の数9 FD (全 17 頁)
(21)出願番号	特顧平9-245927	(71)出顧人 0	00131430
		#	株式会社シチズン電子
(22)出願日	平成9年(1997)8月28日	Ų	山梨県富士吉田市上暮地1丁目23番1号
		(72)発明者 そ	5井 廣彦
		į į	山梨県富士吉田市上暮地1丁目23番1号
		¥	株式会社シチズン電子内
		(74)代理人 #	中理士 高宗 寛暁

(54)【発明の名称】 表面実装型チップ部品及びその製造方法

(57)【要約】

【課題】 小形化が可能で、コスト/パフォーマンスの 改善と高信頼性が図れる表面実装型チップ部品の構成と 製造方法を提案する。

【解決手段】 導電性接着剤または半田等の導電部材で 充填したスルーホールを有する複数の上下面電極を設け た集合基板に電子素子を配設し、電子素子を近接する電 極に接続し、集合基板の上面側を封止樹脂でモールド し、封止樹脂と前記集合基板を同時に切断分割する製造 方法からなる表面実装型チップ部品で、スルーホール部 を含む上面側を樹脂封止することにより超小型の表面実 装型チップ部品を得ることができる。



【特許請求の範囲】

【請求項1】 スルーホールを有する複数の上下面電極 を設けた紙フェノールまたはガラスエポキシ材等の集合 基板の前記上面電極上に電子素子を配設し、該電子素子 を前記上面電極と近接する電極にワイヤボンディング等 で接続し、前記電子素子を前記集合基板上で封止樹脂で モールドし切断分割して構成された表面実装型チップ部 品において、前記スルーホールを導電部材で充填して構 成したことを特徴とする表面実装型チップ部品。

【請求項2】 前記導電部材は導電性接着剤、異方性導 電接着剤、異方性導電シート、半田、銀ペーストの中の 何れかひとつであることを特徴とする請求項1記載の表 面実装型チップ部品。

前記導電部材で充填された前記スルーホ 【請求項3】 ールと繋がる上面電極面側が前記封止樹脂でモールドさ れたことを特徴とする請求項1記載の表面実装型チップ 部品。

【請求項4】 前記スルーホールが、前記表面実装型チ ップ部品の基板端面に形成されたことを特徴とする請求 項1記載の表面実装型チップ部品。

【請求項5】 前記スルーホールが少なくとも一個以上 基板の一端面に形成されたことを特徴とする請求項4記 載の表面実装型チップ部品。

【請求項6】 スルーホールを有する複数の上下面電極 を設けた紙フェノールまたはガラスエポキシ材等の集合 基板の前記上面電極に電子素子を配設し、該電子素子を 前記上面電極と近接する電極にワイヤボンディング等で 接続し、前記電子素子を前記集合基板上で封止樹脂でモ ールドし切断分割して構成された表面実装型チップ部品 の製造方法において、前記集合基板上にスルーホールを 30 有する複数個の上下面電極を縦列横列に設ける工程と、 前記スルーホールを導電部材で充填する工程と、前記電 子素子を前記電極に配設する工程と、前記電子素子を近 接する電極にワイヤボンディング等で接続する工程と、 前記電子素子を前記集合基板上で封止樹脂でモールドす る工程と、前記縦列横列に設けられたスルーホール列を 前記モールドされた封止樹脂と共に前記基板厚み方向に 切断する工程と、前記切断方向とほぼ直角方向に、封止 樹脂と共に前記上下面電極列の外周部を前記集合基板の 厚み方向に切断する工程とによって分割しチップ部品と 40 して形成することを特徴とする表面実装型チップ部品の 製造方法。

【請求項7】 前記導電部材で充填された前記スルーホ ールと繋がる上面電極面側が前記封止樹脂でモールドさ れたことを特徴とする請求項6記載の表面実装型チップ 部品の製造方法。

【請求項8】 前記スルーホールが、前記表面実装型チ ップ部品の基板端面に形成されたことを特徴とする請求 項6記載の表面実装型チップ部品の製造方法。

基板の一端面に形成されたことを特徴とする請求項8記 載の表面実装型チップ部品の製造方法。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は電子素子を樹脂モー ルドした電子部品に関する。更に詳しくは、プリント基 板の表面実装に適した表面実装型チップ部品の構成及び 製造方法に関する。

[0002]

【従来の技術】基板の上面に電子素子を配設し、電子素 子を含めて基板の上面側を封止樹脂でモールドした電子 部品はよく知られている。また、電子機器の小形化薄形 化傾向に従って、プリント基板へは表面実装が可能な電 子部品、即ち表面実装型チップ部品が求められており、 更に一層の小形化薄形化が期待されている。表面実装型 チップ部品(以下チップ部品)は、直方体ブロックに近 い形をしており、その底面または底面に近い側面に電極 端子があり、プリント基板上の配線パターンに配設さ れ、その配線パターンと接した電極端子とを導電性接着 剤で容易に接続できる構成になっている場合が多い。以 下では、従来例のチップ部品の構成と製造方法について 説明する。

【0003】図12は従来例(1)のチップ部品の斜視 図である。図13は従来例(2)のチップ部品の斜視図 である。図14 (a), (b)~図17 (a), (b) は従来例(1)の主な製造工程1~4の説明図で、同図 (a) は集合基板の斜視図、同図(b) はその部分断面 図ある。図18(a), (b)~図21(a), (b) は従来例(2)の主な製造工程1~4の説明図で、同図 (a)は集合基板の斜視図、同図(b)はその部分断面 図ある。図22~図24は従来例の集合基板断面のスル ーホール部詳細説明図である。

【0004】図12において、チップ部品200は例え ば紙フエノール材、ガラスエポキシ材等の基板202 と、基板202の上面にモールドされた封止樹脂201 とで構成される。基板202には銅箔がエッチング等で 形成された上面電極211a、212a及び下面電極2 11b、212bが設けられ、上面電極211a、21 2a及び下面電極211b、212bは夫々スルーホー ル211e 、212eによって接続されている。そし て、前記スルーホール211e、212eは後述するス ルーホールを連ねたスルーホール列カット線上にあっ て、ほぼその中心に沿って、基板202の厚み方向に切 断されてその断面はほぼ半円形に形成されている。例え は、発光または受光素子からなる電子素子211cは、 上面電極211aにダイボンディング等によって配設さ れ、電子素子211cのパッドはボンディングワイヤ2 11dによって近接する上面電極212aに接続され る。 叉、封止樹脂201はスルーホール211e、21 【請求項9】 前記スルーホールが少なくとも一個以上 50 2 e にモールド時に樹脂が流れ込むのを避けることや、

3

流れ込んだ樹脂がキュア後硬化して下面電極211b、212bの表面を覆ってブリント基板との間で導通不良が生じるのを避けるために、スルーホール211e、212eより離して設けられている。従って、基板202は封止樹脂201の大きさより大きくする必要があり、チップ部品の小型化を困難にしていた。

【0005】図13においてチップ部品250は、重複を避けて図12との相違点のみを説明すれば、後述する長穴スルーホールから形成される長穴スルーホール辺281a、282aとの配設けられる。上10面電極251a、252a、下面電極251b、252b、長穴スルーホール辺281a、282aとの配設関係は図12と同様である。この場合も、図12と同様に、封止樹脂251はスルーホール辺281a、282aにモールド時に樹脂が流れ込むのを避けるために、スルーホール辺281a、282aより離して設けられている。従って、基板252は封止樹脂251の大きさより大きくする必要があり、同様に、チップ部品の小型化を困難にしていた。

【0006】次に、従来例(1)の製造方法について説 20 明する。図14(a)及び同図(b)の工程1において、集合基板205のスルーホールは設計上決まる定間隔離れたスルーホール列カット線Y1、Y2、…YN上に配置される。同様に、前記上下面電極は設計上決まる定間隔離れたチップカット線X1、X2、…XN内に配設される。上面電極211a、212a、213a…及びそれらと夫々対応する下面電極211b、212b、213b、…(図省略)は、スルーホール211e、212e、213e、…で接続されてX1、X2線内に縦列に配設される。以下同様にして上下面電極列が集合基 30 板205に配設される。

【0007】図15(a)及び同図(b)の工程2において、電子素子211c、212c、…は夫々上面電極211a、212a、…にダイボンディング等で配設され、電子素子211c、212c、…のパッドは、近接する上面電極213a、…にワイヤ211d、212dでワイヤボンディング等によって接続される。

【0008】図16(a)及び同図(b)の工程3において、集合基板205の上面に、窓枠203a、203 b、203c、…を有する金型203が前記スルーホー 40 ル列を覆うように、接着搭載される。

【0009】図17(a)及び同図(b)の工程4において、金型203内に集合封止樹脂(例えばエポキシ系樹脂)204a、204b、204cが充填されてキュアされる。キュア硬化後、金型203を外してスルーホール列カット線Y1、Y2、…YN及びチップカット線X1、X2、…XNに従って集合基板205を厚み方向にダイシング、スライシングマシン等で切断すれば、図12のチップ部品200を得ることができる。

【0010】次に従来例(2)を示す製造工程を、従来 50 避けるために、スルーホール211e、212eを封止

例(1)との重複を選けて説明する。図18(a)及び同図(b)の工程1において、集合基板255の長穴スルーホール281、282、…は設計上決まる定間隔離れた位置に配置される。同様に、上面電極261a、262a、…は設計上決まる定間隔離れたチップカット線X1、X2、…XN内に配設され、前記上面電極と下面電極261b、262b…は、長穴スルーホール281、282、…で接続されてX1、X2線内に縦列に配設される。以下同様にして上下面電極列が集合基板255に配設される。

【0011】図19(a)及び同図(b)の工程2において、電子素子261c、262c…は夫々上面電極261a、263a、…にダイボンディング等で配設され、電子素子261c、262c、…のパッドは、近接する上面電極262a、…にワイヤ261d、262dでワイヤボンディング等によって接続される。

【0012】図20(a)及び同図(b)の工程3において、集合基板255の上面に、窓枠253a、253b、…を有する金型253が長穴スルーホール281、282を覆うように、接着搭載される。

【0013】図21(a)及び同図(b)の工程4において、金型253内に集合封止樹脂(例えばエポキシ系樹脂)254a、254bが充填されてキュアされる。キュア硬化後に金型253を外してチップカット線X1、X2、…XNに従って集合基板255を厚み方向にダイシング、スライシングマシン等で切断すれば、長穴スルーホール281、282はチップ部品の長穴スルーホール辺281a、282aを形成して図13のチップ部品250を得ることができる。

0 【0014】図22は従来例(1)の集合基板205の 断面のスルーホール部詳細説明図を示すもので、金型2 03がスルーホール211e、212e、…をふさいで いるので封止樹脂204a、204b、…の流れ込みは 生じない。従来例(2)の集合基板255の長穴スルー ホールについても同様なので説明を省略する。

【0015】図23は、もう一つの従来例であり、レジスト290によってスルーホール291がふさがれているので封止樹脂293の流れ込みは生じない。

【0016】図24は、更にもう一つの従来例であり、 電極と同じ銅箔やメッキ材294でスルーホール291 がふさがれているので封止樹脂293の流れ込みは生じない。

[0017]

【発明が解決しようとする課題】しかしながら、従来の チップ部品には以下のような問題があった。従来例

(1)では、図12に示すように封止樹脂201がスルーホール211e、212eにモールド時に流れこむのを避けるためや、流れ込んだ樹脂がキュア後硬化して下面電極とブリント基板との間の導通不良が生ずるのを

ς

樹脂201から離す必要がある。その結果、封止樹脂201の大きさより基板202の方が大きく形成されている。このために、チップ部品の小形化が困難であり、また基板が大きい分だけ材料費が掛り、コスト/パフォーマンスが改善されなかった。

【0018】また、従来例(2)の場合も、上記従来例(1)の場合と同様の理由により、長穴スルーホール281、282は封止樹脂251から離す必要がある。その結果、封止樹脂251の大きさより基板252の方が大きく形成されている。スルーホールが長穴となり、製10造工程はやや簡略化されてはいるものの、課題として上記従来例(1)と同様、チップ部品の小形化が困難であり、また基板が大きい分だけ材料費が掛り、コスト/パフォーマンスが改善されなかった。

【0019】また、別の従来例を示すスルーホール部の部分断面図、図23では、レジスト290の蓋があるので封止樹脂293のスルーホール291への流れ込みは生じないものの、レジスト290の下面部分で生じる気泡292が抜けず、上面電極と下面電極をメッキで接続することができず、導通不良が発生するという問題があ 20った。

【0020】また、もう一つの従来例を示すスルーホール部の部分断面図、図24では、電極と同じ銅箔やメッキ材294の蓋があるので、封止樹脂293のスルーホール291への流れ込みは生じないものの、電極と同じ銅箔やメッキ材294の下面部分で生じる気泡292が抜けず、上記従来例と同様に、上面電極と下面電極をメッキで接続することができず、導通不良が発生するという問題があった。

【0021】本発明の目的は、前述の欠点を除去して、 小形薄形化が可能で信頼性の高い表面実装型チップ部品 とその製造方法を提案するものである。

[0022]

【課題を解決するための手段】上記目的を達成するため
に、本発明における表面実装型チップ部品はスルーホー
ルを有する複数の上下面電極を設けた紙フェノールまた
はガラスエポキシ材等の集合基板の前記上面電極上に電
子素子を配設し、該電子素子を前記上面電極と近接する
電極にワイヤボンディング等で接続し、前記電子素子を
前記集合基板上で封止樹脂でモールドし切断分割して構
成された表面実装型チップ部品において、前記スルーホールを導電部材で充填して構成したことを特徴とするものである。

【0023】また、前記導電部材は導電性接着剤、異方性接着剤、異方性導電シート、半田、銀ペーストの中の何れかひとつであることを特徴とするものである。

【0024】また、前記導電部材で充填された前記スルーホールと繋がる上面電極面側が前記封止樹脂でモールドされたことを特徴とするものである。

【0025】また、前記スルーホールが、前記表面実装 50 る。基板 102 には銅箔がエッチング等で形成された上

型チップ部品の基板端面に形成されたことを特徴とするものである。

【0026】また、前記スルーホールが少なくとも一個 以上基板の一端面に形成されたことを特徴とするもので ある

【0027】また、本発明における表面実装型チップ部 品の製造方法はスルーホールを有する複数の上下面電極 を設けた紙フェノールまたはガラスエポキシ材等の集合 基板の前記上面電極に電子素子を配設し、該電子素子を 前記上面電極と近接する電極にワイヤボンディング等で 接続し、前記電子素子を前記集合基板上で封止樹脂でモ ールドし切断分割して構成された表面実装型チップ部品 の製造方法において、前記集合基板上にスルーホールを 有する複数個の上下面電極を縦列横列に設ける工程と、 前記スルーホールを導電部材で充填する工程と、前記電 子素子を前記電極に配設する工程と、前記電子素子を近 接する電極にワイヤボンディング等で接続する工程と、 前記電子素子を前記集合基板上で封止樹脂でモールドす る工程と、前記縦列横列に設けられたスルーホール列を 前記モールドされた封止樹脂と共に前記基板厚み方向に 切断する工程と、前記切断方向とほぼ直角方向に、封止 樹脂と共に前記上下面電極列の外周部を前記集合基板の 厚み方向に切断する工程とによって分割しチップ部品と して形成することを特徴とするものである。

【0028】また、本発明の製造方法は前記導電部材で 充填された前記スルーホールと繋がる上面電極面側が前 記封止樹脂でモールドされたことを特徴とするものである。

【0029】また、本発明の製造方法は前記スルーホールが、前記表面実装型チップ部品の基板端面に形成されたことを特徴とするものである。

【0030】また更に、本発明の製造方法は前記スルーホールが少なくとも一個以上基板の一端面に形成された ことを特徴とするものである。

[0031]

【発明の実施の形態】以下では、本発明の実施の形態を図面に基づいて説明する。図1は本発明のチップ部品の斜視図である。図2は本発明による他のチップ部品の斜視図である。図3(a)、(b)~図6(a)、(b)は本発明のチップ部品の主な製造工程1~4の説明図で、同図(a)は集合基板の斜視図、同図(b)はその断面図である。図7(a)、(b)~図10(a)、(b)は本発明による他のチップ部品の主な製造工程1

(b) は本発明による他のデック部品の主な製造工程 1 ~4 の説明図で、同図(a)は集合基板の斜視図、同図(b)はその断面図である。図11は本発明を示す集合基板断面のスルーホール部詳細説明図である。

【0032】図1において、本発明のチップ部品100は例えばガラスエボキシ材等の基板102と、基板102の上面にモールドされた封止樹脂101とで構成される。 基板102には伊笠がエッチング等で形成された ト

7

面電極111a、112a及び下面電極111b、11 2bが設けられ、上面電極111a、112a及び下面 電極111b、112bは夫々スルーホール111e、 112eによって接続されている。そして、スルーホー ル111e、112eは後述するスルーホール列カット 線上にあって、ほぼ中心に沿って、基板102の厚み方 向に切断されてその断面はほぼ半円形に形成されてい る。例えば、発光または受光素子からなる電子素子11 1 cは、上面電極111aにダイボンディングによって 配設され、電子素子111cのパッドはボンディングワ イヤ1111dによって近接する上面電極112aに接続 される。又、スルーホール111e、112eには導電 性接着剤または半田等の導電部材がスクリーン印刷等に より充填材111f、112fとして充填されている。 尚、導電部材としては、前記の物のほかに異方性導電接 着剤、異方性導電シート、銀ペースト等の中より適宜選 ぶことができる。

【0033】図2において、本発明のチップ部品150は、重複を避けて図1との相違点のみを説明すれば、後述する長穴スルーホール辺181a、182aが基板152の両端に設けられる。上面電極161a、162a、下面電極161b、162b、長穴スルーホール辺181a、182aとの配設関係は図1と同様である。尚、長穴スルーホール辺181a、182aには導電接着剤または半田等の導電部材がスクリーン印刷等により充填材183a、184aとして充填されている。

【0034】次に、本発明のチップ部品100の製造方法について説明する。図3(a)及び同図(b)の工程1において、集合基板105のスルーホールは設計上決まる定間隔離れたスルーホール列カット線Y1、Y2、…YN上に配置される。同様に、前記上下面電極は設計上決まる定間隔離れたチップカット線X1、X2、…XN内に配設される。上面電極111a、112a、113a、…及びそれらと夫々対応する下面電極111b、112b、113b、…(図省略)は、スルーホール11e、112e、…で接続されてX1、X2、…XN線内に縦列に配設される。以下同様にして上下面電極列が集合基板105に配設される。

【0035】図4(a)及び同図(b)の工程2において、集合基板105のスルーホール111e、112e、 ... 集合基板105のスルーホール111e、112e、 ... は導電性接着剤または半田等の導電部材がスクリーン印刷等により充填材111f、112fとして充填される。次に、電子素子111c、112c、 ... が夫々上面電極111a、112a、 ... にダイボンディング等で配設され、電子素子111c、112c、 ... のパッドは、近接する上面電極113a、 ... にワイヤ111d、112dでワイヤボンディング等によって接続される。【0036】図5(a)及び同図(b)の工程3において、集合基板105の上面の外縁に、窓103aを有する金型103が接着搭載される。

3

【0037】図6(a)及び同図(b)の工程4におい て、集合封止樹脂 (例えばエポキシ系樹脂) 104が金 型103の窓103a内に充填されてキュアされる。キ ュア硬化後、金型103を外してスルーホール列カット 線Y1、Y2、…YN及びチップカット線X1、X2、 …XNに従って集合封止樹脂104及び集合基板105 を厚み方向にダイシング、スライシングマシン等で切断 すれば、図1のチップ部品100を得ることができる。 【0038】次に本発明による他のチップ部品150の 製造工程を、図1との重複を避けて説明する。図7 (a)及び同図(b)の工程1において、集合基板15 5の長穴スルーホール181、182、…は設計上決ま る定間隔離れたスルーホール列カット線Y1、Y2、… YN上に配設される。同様に、上面電極161a、16 2 a 、…は設計上決まる定間隔離れたチップカット線X 1、X2、…XN内に配設され 、前記上面電極と下面 電極161b、162b、…は、長穴スルーホール18 1、182、…で接続されてX1、X2、…XN線内に

【0039】図8(a)及び同図(b)の工程2において、電子素子161c、162c、…は夫々上面電極161a、163a、…にダイボンディング等で配設され、電子素子161c、162c、…のパッドは、近接する上面電極162a、…にワイヤ161d、162dでワイヤボンディング等で接続される。

縦列に配設される。以下同様にして上下面電極列が集合

20 基板 155 に配設される。

【0040】図9(a)及び同図(b)の工程3において、集合基板155の上面外縁に、窓153aを有する 金型153が接着搭載される。

1 【0041】図10(a)及び同図(b)の工程4において、集合封止樹脂(例えばエポキシ系樹脂)154が金型153の窓153a内に充填されてキュアされる。キュア硬化後、金型153を外してスルーホール列カット線Y1、Y2、…YN及びチップカット線X1、X2、…XNに従って集合封止樹脂154及び集合基板155を厚み方向にダイシング、スライシングマシン等で切断すれば、長穴スルーホール181、182はチップ部品の長穴スルーホール辺181a、182aを形成して図2のチップ部品150を得ることができる。

40 【0042】図11は本発明の集合基板105のスルーホール部の部分断面図を示すもので、スルーホール111e、112e、…は充填材111f、112f、…で充填されている。また、本発明による他の集合基板155のスルーホール部の部分断面図についても同様であり、長穴スルーホール181、182、…は充填材183a、184a、…で充填されている。

【0043】また、本発明の実施の形態の説明では、基板の一端に 一つのスルーホール及び上下面電極と1個の電子素子を有するチップ部品についてのみ説明してきたが、これに限定されることはなく、基板の一端に複数

面図である。

個のスルーホールや上下面電極及び複数個の電子素子を 有するチップ部品であってもよい。

[0044]

【発明の効果】本発明の構成によれば、封止樹脂と基板 の大きさを同一にできるため、超小型の表面実装型チッ プ部品を得ることができる。

【0045】叉、スルーホールは導電性接着剤や半田等 の導電部材で充填されているので、封止樹脂のスルーホ ールへの流れ込みは完全に防止できる。叉、樹脂成形後 にスルーホールがカットされるのでフラットな半田等の 10 電極が端面に形成される。そのために、プリント基板と の導通不良も生ぜず、接続がより確実になると同時に半 田固定力も増加し、信頼性が極めて高い表面実装型チッ プ部品を得ることができる。

【0046】更に、本発明の製造方法によれば、集合基 板での、数100個~数1000個単位での集合一括処 理が可能なために集合基板から多数の表面実装型のチッ プ部品が製造できるので、合理的生産が実現でき、製品 の大幅なコストダウンが可能となり、経済性が極めて高 61

【図面の簡単な説明】

【図1】図1は本発明の表面実装型チップ部品の斜視図

【図2】本発明による他の表面実装型チップ部品の斜視 図である。

【図3】(a)、(b)は本発明の表面実装型チップ部 品の主な製造工程1の説明図で、同図(a)は集合基 板の斜視図、同図(b)はその部分断面図である。

【図4】(a)、(b)は本発明の表面実装型チップ部 品の主な製造工程2の説明図で、同図(a)は集合基 30 板の斜視図、同図(b)はその部分断面図である。

【図5】(a)、(b)は本発明の表面実装型チップ部 品の主な製造工程3の説明図で、同図(a)は集合基 板の斜視図、同図(b)はその部分断面図である。

【図6】(a)、(b)は本発明の表面実装型チップ部 品の主な製造工程4の説明図で、同図(a)は集合基 板の斜視図、同図(b)はその部分断面図である。

【図7】(a)、(b)は本発明の他の表面実装型チッ ブ部品の主な製造工程1の説明図で、同図 (a)は集 合基板の斜視図、同図(b)はその部分断面図である。 【図8】(a)、(b)は本発明の他の表面実装型チッ プ部品の主な製造工程2の説明図で、同図(a)は集合 基板の斜視図、同図(h)はその部分断面図である。

【図9】(a)、(b)は本発明の他の表面実装型チッ プ部品の主な製造工程3の説明図で、同図(a)は集合 基板の斜視図、同図(b)はその部分断面図である。

【図10】(a)、(b)は本発明の他の表面実装型チ ップ部品の主な製造工程4の説明図で、同図(a)は集 合基板の斜視図、同図(b)はその部分断面図である。

【図12】従来例(1)の表面実装型チップ部品の斜視

【図13】従来例(2)の表面実装型チップ部品の斜視 図である。

【図14】(a)、(b)は従来例(1)の表面実装型 チップ部品の主な製造工程1の説明図で、同図(a)は 集合基板の斜視図、同図(b)はその部分断面図であ る。

【図15】(a)、(b)は従来例(1)の表面実装型 チップ部品の主な製造工程2の説明図で、同図(a)は 集合基板の斜視図、同図(b)はその部分断面図であ

【図16】(a)、(b)は従来例(1)の表面実装型 チップ部品の主な製造工程3の説明図で、同図(a)は 集合基板の斜視図、同図(b)はその部分断面図であ る。

【図17】(a)、(b)は従来例(1)の表面実装型 チップ部品の主な製造工程4の説明図で、同図(a)は 20 集合基板の斜視図、同図(b)はその部分断面図であ る。

【図18】(a)、(b)は従来例(2)の表面実装型 チップ部品の主な製造工程1の説明図で、同図(a)は 集合基板の斜視図、同図(b)はその部分断面図であ

【図19】(a)、(b)は従来例(2)の表面実装型 チップ部品の主な製造工程2の説明図で、同図(a)は 集合基板の斜視図、同図(b)はその部分断面図であ る。

【図20】(a)、(b)は従来例(2)の表面実装型 チップ部品の主な製造工程3の説明図で、同図(a)は 集合基板の斜視図、同図(b)はその部分断面図であ

【図21】(a)、(b)は従来例(2)の表面実装型 チップ部品の主な製造工程4の説明図で、同(a)は集 合基板の斜視図、同図(b)はその部分断面図である。 【図22】従来例(1)の集合基板断面のスルーホール 部詳細説明図である。

【図23】他の従来例の集合基板断面のスルーホール部 詳細説明図である。

【図24】更に他の従来例の集合基板断面のスルーホー ル部詳細説明図である。

【符号の説明】

100、150 表面実装型チップ部品

101、151 封止樹脂

104、154 集合封止樹脂

102、152 基板

111a、112a、161a、162a 上面電極 111b、112b、161b、162b 下面電極


【図11】本発明の集合基板のスルーホール部の部分断 50 111c、112c、161c 162c 電子素子


11

111d、112d、161d、162d ワイヤ 111e、112e スルーホール 181、182 長穴スルーホール 181a、182a 長穴スルーホール辺 111f、112f、183a、184a 充填材


*105、155 集合基板103、153 金型X1、X2、…XN スルーホール列カット線Y1、Y2、…YN チップカット線

【図1】







[図3]





【図4】




【図11】









【図13】




【図16】




【図17】




【図18】



【図19】



【図21】





【手続補正書】 【提出日】平成9年12月2日 【手続補正1】 【補正対象書類名】図面

*【補正対象項目名】全図 【補正方法】変更

* 【補正内容】


【図1】







【図2】

【図3】






【図5】





【図11】





(a) 104 TATION (b) 104 Y3 (c) 105


【図6】
















(a) (b) 153 a 153 a 153 a 155 a

【図9】




【図24】


【図10】




[図14]




【図15】




[図16]




【図17】




[図18]



【図19】



【図20】



【図21】

